Switched-capacitor integrated single-phase (2n+1)-levels boost inverter for grid-tied photovoltaic (pv) applications by Khan, MNH et al.
“© 2019 IEEE. Personal use of this material is permitted. Permission from IEEE must be 
obtained for all other uses, in any current or future media, including 
reprinting/republishing this material for advertising or promotional purposes, creating 
new collective works, for resale or redistribution to servers or lists, or reuse of any 
copyrighted component of this work in other works.” 
 
XXX-X-XXXX-XXXX-X/XX/$XX.00 ©20XX IEEE 
 
Switched-Capacitor Integrated Single-Phase 
(2N+1)-Levels Boost Inverter for Grid-Tied 
Photovoltaic (PV) Applications 
Md Noman. H.  Khan1, Yam P. Siwakoti2, L. Li3, and Shakil. A. Khan4 
School of Electrical and Data Engineering 
University of Technology Sydney 
Sydney, NSW, Australia 
1MdNomanHabib.Khan@student.uts.edu.au, 2yam.siwakoti@uts.edu.au, 3li.li@uts.edu.au, and  
4shakil.a.khan@student.uts.edu.au 
Abstract— This paper presents a switched-capacitor 
integrated (2N+1)-level (N≥2) boost inverter for single-phase 
photovoltaic (PV) applications. It consists of N modular switching 
cells, where each cell consists of two switched capacitors and three 
active switching elements. A boost converter at the front side of 
the switching cells helps to maintain the capacitor voltage balance 
during different operation modes. With this arrangement, the 
inverter is capable to generate 2N+1 output voltage levels, and 
able to accommodate a wide range of input voltage. Detailed 
analysis followed by simulation and experimental results of a 5-
level inverter as an example is presented to verify the proposed 
concept. Further, comparison with other multilevel inverter 
topologies is presented to show the merit of the proposed concept. 
Keywords- Photovoltaic (PV), multilevel inverter, switched-
capacitor, grid-connected converter. 
I. INTRODUCTION  
Multilevel converter has attracted interest recently due to 
its high power-quality waveforms, low electromagnetic 
compatibility (EMC), low switching losses, and high-power 
capability. Due to this, it has drawn tremendous interests in a 
wide range of power conversion applications from low power 
(fraction of kW) to high power (MW level). Examples of such 
application are for grid-connected renewables, motor drives, 
electric vehicles, and telecommunication and data centers. 
Although multilevel has numerous advantages, the cost and 
size are still the main issue due to the high number of 
semiconductor devices with the increasing levels of output 
voltage. The most common type of multilevel inverters is 
cascade H bridge (CHB), capacitor clamed and diode clamped 
[1-3]. All these topologies use a large number of power 
devices, which reduces efficiency and power density. 
However, this challenge of improving efficiency has been 
rising swiftly recently. Therefore, many topologies have been 
proposed to focus on this challenge and overcome this pressing 
issue [4, 5]. Topologies with common-ground terminal 
significantly reduce the number of power devices, whilst 
nullifying the leakage current to the grid [5]-[7]. Similarly, 
multilevel converters, which clamp the common mode voltage 
(CMV) during the freewheeling period, have received more 
attention in the recent time for medium power PV applications 
as they adopt the concept of common ground for effective 
elimination of leakage current. However, the requirement of 
high dc-link voltage (800 V) in some of the conventional 
multilevel converters (neutral-point-clamped (NPC), active 
NPC (ANPC) and T type [8]-[10] demand higher voltage boost 
converter at the front side. Inverter with integrated voltage 
boost capability has been alternatively seen as a potential 
candidate for PV applications due to its wide input voltage 
range. 
This paper presents a (2N+1)-level inverter which has 
boosting feature and uses a less number of semiconductor 
devices. The paper is organized as follows. Section II shows 
the circuit configuration, operation principle, and multilevel 
stages. Section III compares the proposed topology with 
existing five-level inverter topologies. Section IV shows 
simulation waveforms in MATLAB-Simulink with loss 
analysis and efficiency analysis using the PLECS toolboxes 
and the experimental results. The paper is summarized and 
concluded in Section V. 
 
II. PROPOSED TOPOLOGY ANALYSIS 
A. Circuit Configuration 
The general configuration of the proposed novel multilevel 
converter with (2N+1) levels is shown in Fig. 1. The schematic 
consists of three parts: (1) at the front end is a DC-DC boost 
converter to boost the input voltage; (2) to increase the voltage 
level, the switches and switched-capacitors are used in the 
second stage, where each cell generates two extra voltage 
levels, and (3) at the end, the H-bridge inverter is used to 
convert the DC to AC. Fig. 2 displays the circuit schematic of 
an example 5-level inverter with the switching pulses which 
are generated by comparing the modulation and carrier signals. 
Successive cells for high levels (7-level, 9-level) share one of 
the capacitor from the antecedent cells, thereby reducing the 
number of required capacitors at higher levels. For example, 
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switching cells in 5-level consists of three switches and two 
capacitors, and 7-level consists of 6 switches and 3 capacitors. 
The input voltage is boosted with an integrated pre-boost stage 
and then followed by the switched-capacitor voltage boost 
stage. This integrated boost stage can also be used to track the 
MPPT of the PV module. As shown in Fig. 2(a), the 5-level 
inverter consists of voltage doubler circuit with three switches 
(𝑆𝑆𝐶𝐶1, 𝑆𝑆𝐶𝐶2 and 𝑆𝑆𝐶𝐶3) and two capacitors (𝐶𝐶𝑆𝑆1 and  𝐶𝐶𝑆𝑆2). The boost 
switch 𝑆𝑆𝐵𝐵  is independent of the switching of the following 
voltage doubler and unfolding circuit. By appropriately 
switching the voltage doubler MOSFETs, a precise 2-level 
voltage (𝑉𝑉�𝑃𝑃𝑃𝑃 and  2𝑉𝑉�𝑃𝑃𝑃𝑃) can be achieved before the unfolding 


































   2 Vin
Modulation reference
   Vin
Carrier Signal
t









Fig. 2. (a) Circuit schematic of the proposed 5-level inverter, and (b) its 
modulation technique. 
The required level of voltage in 𝐶𝐶𝑆𝑆1 and 𝐶𝐶𝑆𝑆2 can be precisely 
controlled by the duty cycle of the switch  𝑆𝑆𝐵𝐵. At the output 
side, a small LC filter is used to achieve the sine wave for 
load/grid connection. For the modulation, four level-shifted 
carrier signals with different amplitudes as shown in Fig. 2(b) 
(0 to 1, 1 to 2, -1 to 0, and -2 to -1) are used. Appropriate 
modulation signals are generated by comparing the signals with 
the reference signal. Using the voltage doubler circuit, a precise 
2-level voltage (±1 and ±2) can be achieved before the 
unfolding circuit 
B. Multilevel Stages 
Fig. 3 explains the operating principle of multilevel stages. 
In the proposed topology, the level generating part is shown in 
Fig. 1. Each cell (see Fig. 1) generates two output voltage 
levels. The structural view of the cell is shown in Fig. 3(a), 
which consists of three switches and two capacitors. When the 
switches SC1 and SC3 are ON, the capacitors are charging for 
positive and negative cycle (see Fig. 3(b)). During the capacitor 
discharging time, the middle switch SC2 will be OFF. Therefore, 
the voltage is achieved from the output side, which is equal to 
half of the DC-link voltage. On the other hand, during the 
capacitor discharging time, the switches SC1 and SC3 are OFF, 
and the current flows through the switch SC2. Additionally, PV 
panel is disconnected from the grid side. The achieved output 
voltage is equal to the DC-link voltage (see Fig. 3(c)). As a 
result, the level 2 and level -2 are generated by using the switch 
























Fig. 3. (a) Illustration of the switching cell: (b) charging capacitor in 
parallel and simultaneously discharging them to create ± 1  voltage 
levels, and (c) discharging capacitor in series to create ±2  voltage 
levels. 
 
              
        



































C. Operation Principle 
The proposed circuit has six modes of operation. The 
switching state of the boost switch is independent of the 
switching states of the switching cell and the H-bridge. This 
flexibility helps to switch the boost switch at the high switching 
frequency and the following power stage at lower switching 
frequency. This helps to improve efficiency and power density 
of the converter. Fig. 4(a) and Fig. 4(d) show the disconnection 
between the input panel and the output grid. Therefore, the 
input current flows through the boost inductor LB. The grid 
current flows through the switches S1 and S3 for the positive 
zero state (see Fig. 4(a)) and the switches S2 and S4 for the 
negative zero state (see Fig. 4(d)). Hence, the zero voltage is 
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Fig. 4. Operational modes (a) level +0, (b) level +1, (c) level +2, (d) level -0, (e) level -1, (f) level -2. 
TABLE I 























Diode Switch Inductor Capacitor 
NPC 800 230/50 Hz 
5 4 8 0 0 Yes No N/A N/A 
ANPC  800 230/50 Hz 
5 0 8 0 1 Yes No N/A N/A 
T type  800 230/50 Hz 
5 0 8 0 4 Yes No N/A N/A 
Diode clamped  400 230/50 Hz 
5 12 8 0 4 Yes No No Yes 
Capacitor clamped 400 230/50 Hz 
5 0 8 0 10 Yes No No Yes 
Cascaded H-bridge 400 230/50 Hz 
5 0 8 0 0 Yes Yes No Yes 
Topology in [11] 400 230/50 Hz 
5 0 10 0 3 No No No Yes 
Topology in [12] 400 230/50 Hz 
5 0 10 0 3 No Yes Yes N/A 
Topology in [13] 400 230/50 Hz 
5 0 13 0 4 No No No N/A 
Topology in [14] 150 110/60Hz 
7 2 7 0 3 No Yes No N/A 
Topology in [15] 400 230/50Hz 
9 4 8 0 4 No No No N/A 
Topology in [16] 400 230/50Hz 
5 2 6 0 2 No Yes No Yes 
Topology in [4] 200 230/50 Hz 
5 0 10 0 3 No No Yes Yes 
Topology in [5] 200 240/60 Hz 
5 1 8 0 3 No No Yes Yes 
Proposed Inverter 100 230/50 Hz 




diode DB works in forwarding bias, and the current flows 
through the switch SC1 and SC3. Therefore, the switched 
capacitors are charging and the grid current flows through the 
switches S1 and S4 for the positive cycle (see Fig. 4(b)) and 
switches S2 and S3 for the negative cycle (see Fig. 4(e)). The 
dc-link voltage is variable (in steps), where the peak of dc-link 







, when  𝑆𝑆𝐶𝐶1 = 𝑆𝑆𝐶𝐶3 = 1 and 𝑆𝑆𝐶𝐶2 = 0 
2 𝑉𝑉𝑖𝑖𝑖𝑖 
1−𝐷𝐷𝑏𝑏
, when 𝑆𝑆𝐶𝐶1 = 𝑆𝑆𝐶𝐶3 = 0 and 𝑆𝑆𝐶𝐶2 = 1
      (1) 
 
 The switched-capacitors discharge through the switch SC2 
where the output voltage is made double the voltage of each 
capacitor ( 𝑉𝑉𝑖𝑖𝑖𝑖 
1−𝐷𝐷𝑏𝑏
) in both the positive (see Fig. 4(c)) and the 
negative (see Fig. 4(f)) half cycle. In the ideal circumstance, the 
proposed inverter has five output voltage levels: ± 𝑉𝑉𝑖𝑖𝑖𝑖 
1−𝐷𝐷𝑏𝑏
, ±2 𝑉𝑉𝑖𝑖𝑖𝑖 
1−𝐷𝐷𝑏𝑏
, 
and 0. The output voltage of the inverter can be written as:  
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In general, the voltage gain of the (2N+1)-level novel 
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where, N = 2 for 5-level, N = 3 for 7-level and N = 4 
for 9-level inverter. Fig. 5 shows the theoretical voltage 
gain curve of the  inverter for the corresponding 5-level, 




Fig. 5. Theoretical voltage gain curve of 5-level, 7-level and 9-level 
inverters.  
 
III. COMPARISON WITH EXISTING MULTILEVEL INVERTERS 
Multilevel inverter is widely applicable in both academic 
and industrial applications, and the research in this area is 
spreading up rapidly. However, the foremost challenging and 
focusing area is to reduce the number of semiconductor devices 
in the inverter topology to improve efficiency and power 
density. Recently, some topologies have been invented with less 
semiconductor devices, but those topologies are not capable to 
increase the number of voltage at the output. On the other hand, 
a few topologies have been presented in different papers which 
require only half of the input voltage compared to the 
conventional topologies to achieve 230 Vac [4] [5]. Table I 
illustrates the comparison of different single-phase multilevel 
inverter topologies in terms of the input voltage, power 
semiconductor devices, level extended ability, boosting feature, 
and reactive power capability. The NPC inverter is constructed 
by eight power switches and four diodes to achieve five levels, 
while ANPC and T-type five-level inverter have no 
requirements of diodes. Instead, they require additional 
capacitors. Moreover, they require 2 𝑉𝑉𝑃𝑃𝑃𝑃 input supply voltage to 
produce the 230 Vac signal. The diode clamped, capacitor 
clamped, and CHB use eight power switches; however, the 
diode clamped requires extra four capacitors and 12 diodes to 
achieve five levels in the output voltage. Moreover, CHB needs 
isolated DC sources. On the other hand, few topologies are 
compared in this table which have boosting feature and less 
semiconductor devices. In summary, it is to be noted that the 
proposed topology needs only 100 Vdc input voltage with the 
reasonable boost duty cycle of 50% which also helps to track 
MPP. In addition, the required components for a 5-level inverter 
are one diode, one inductor, two capacitors and eight power 
switches. 
IV. RESULT AND DISCUSSION 
This section is divided into two sub-sections. One sub-
section presents the software based simulation result and 
experimental verification. Another sub-section is the loss 
calculation and efficiency evaluation. 
 For precisely verifying the simulation result, the same 
parameters (see Table II) are taken for both the simulation and 
experiment. The same parameter has been chosen for loss 
calculation as well. 
TABLE II 
PARAMETERS AND COMPONENTS USED FOR SIMULATION AND PROTOTYPE 
DESIGN. 
Description Values/parameter used  
Input Voltage Vin  100 Vdc 
DC link Voltage VDC 358 Vdc 
Output Voltage Vgrid 220 Vac 
Rated Power Po 500 VA 
Switching Frequency(fsw) 20 kHz 
Line frequency 50 Hz 
Boost Inductor (LB) 0.9 mH 
Boost Diode (DB) C5D50065D 
Switched Capacitors (CS1 and 
CS2) 
680 µF (LLS2E681MELA) 
Switches (SB, SC1, SC2, SC3, S1, 
S2, S3 and S4) 
SCT3022ALGC11 
Filter inductor (Lf) 0.68 mH 
Filter Capacitor (Cf) 4.7 µF 
Load 105.4 Ω 
Controller sb-RIO GPIC 
A. Simulation and Experiment Results 
To validate the above theoretical findings, computer 
simulations are carried out in MATLAB-Simulink using the 
PLECS toolboxes as shown in Fig. 6. The inverter output is 
filtered out by a small filter to get a pure sinusoidal voltage and 
current at the load side, and the front stage boost DC-DC 
converter helps to reduce the input applying voltage. Fig. 6(a) 
shows the input applying voltage, 5-level inverter output 
voltage, output voltage and current after applying the small 
filter, and the voltages across the switched-capacitors. Fig. 6(b) 
5 
 
shows the voltage across each switch and the voltage stress on 
semiconductor devices are �VSB  =   VS1  =  VS2  =  VS3  =
 VS4  =  𝑉𝑉�𝑃𝑃𝑃𝑃 ,   VSc1 =  VSc2 =  VSc3 =  
𝑉𝑉�𝑃𝑃𝑃𝑃
2
, and VDB = 𝑉𝑉�𝑃𝑃𝑃𝑃 �. 
 To verify the concept of the proposed circuit, the 
experimental setup (see Fig. 7(a)), and the experimental 
waveform of input voltage, output voltage, and current is 
demonstrated in Fig. 7(b) where all eight power switches are 
implemented using 650 V SiC MOSFETs, and individual 
heatsinks are used to cool the devices.  
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Fig. 6.  Simulated waveforms of the proposed five-level inverter. 
Electrolytic capacitors are used for the implementation of 
switched-capacitors. Moreover, the gate drive circuits are setup 
at the bottom of the PCB board and the control signals are 
generated by the sb-RIO GPIC controller from National 
Instrument. This controller is interfaced with LabVIEW 
software and operates the switching pulses through the 
LabVIEW software. The resistive load is 105.4 Ω. The 
achieved output grid voltage is RMS 212 V and the grid current 
is RMS 1.7 A. 
B. Loss Calculation and Efficiency Evaluation 
Calculation of losses is a very crucial part of the inverter 
design. In the multilevel inverter, current can flow in three 
modes such as blocking mode, conduction mode and switching 
mode. No current flows through the blocking modes, and 
therefore no losses are resulted in this mode. As a result, the 
maximum losses occur in the other two modes. Here the total 
power loss ( 𝑃𝑃𝑡𝑡𝑡𝑡𝑡𝑡𝑡𝑡𝑡𝑡  )  (see (6)) is the summation of the 
conduction losses ( 𝑃𝑃𝐶𝐶𝐶𝐶)  and switching losses ( 𝑃𝑃𝑆𝑆𝐶𝐶  ). 
𝑃𝑃𝑡𝑡𝑡𝑡𝑡𝑡𝑡𝑡𝑡𝑡 = 𝑃𝑃𝐶𝐶𝐶𝐶 + 𝑃𝑃𝑆𝑆𝐶𝐶                      (6) 














Fig. 7. Proposed 5-level inverter topology: (a) photo of the test bench, and (b) 
experimental waveforms showing input and output voltage and current. 
 
Fig. 8. Simulated result of loss in individual semiconductor devices. 
Fig. 8 illustrates the semiconductor device losses in both 
conduction and switching modes. The maximum losses occur 
through the boost switch (𝑆𝑆𝐵𝐵 ) and diode (𝐷𝐷𝐵𝐵 ). In the level-
increasing part, switch 𝑆𝑆𝐶𝐶2  has the maximum loss for both 
modes (conduction and switching) compared to the other two 
level-increasing switches (𝑆𝑆𝐶𝐶1 and 𝑆𝑆𝐶𝐶3).  
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The losses are same for switch 𝑆𝑆𝐶𝐶1 and 𝑆𝑆𝐶𝐶3  as these two 
switches are operated with same switching pulses. The losses 
for the H-bridge switches are quite same for individual four 
switches.
The maximum losses occur in the boost part especially 
through the boost switches. More than 60% losses are resulted 
over the semiconductor devices ( 𝑆𝑆𝐵𝐵  and 𝐷𝐷𝐵𝐵 ) of the boost 
converter, and the rest 37% losses happens in H- bridge inverter 
devices ( 𝑆𝑆1 − 𝑆𝑆4 ) and level increasing devices 













Fig. 10. Efficiency evaluation of the inverter at different input voltage 
levels. 
The maximum efficiency is around 99%, which occurs at 8% 
of the load. At the rated power level of 500 W, the efficiency is 
above 94.5 % for 50% boost duty cycle while it reaches 96% for 
30% boost duty cycle as shown in Fig. 10. 
V. CONCLUSION 
A novel (2N+1)-level single-phase switched-capacitor 
integrated boost inverter topology is presented where N 
switching cells are required. Each switching cell of this topology 
leads to two output voltage levels. For instance, a five-level 
inverter uses eight power switches, two capacitors, one inductor, 
one diode, and a small LC filter at the output. In this paper, the 
proposed topology is briefly analysed with the schematic 
diagram and the operation principle. Furthermore, the proposed 
topology is compared with other existing multilevel inverters. 
The key simulation waveforms and the experimental results are 
presented. Further, switching and conduction losses are 
calculated properly for each semiconductor devices and finally 
the efficiency is evaluated for 30% and 50% boost duty cycle. 
 
REFERENCES 
[1] K. Corzine and Y. Familiant, "A new cascaded multilevel H-bridge 
drive," IEEE Trans. Power Electron., vol. 17, no. 1, pp. 125-131, 2002. 
[2] J. S. Lai and F. Z. Peng, "Multilevel converters-a new breed of power 
converters," IEEE Trans. ind. appl., vol. 32, no. 3, pp. 509-517, 1996. 
[3] R. H. Baker and L. H. Bannister, "Electric Power Converter," ed: Google 
Patents, 1975. 
[4] Y. P. Siwakoti, "A new six-switch five-level boost-active neutral point 
clamped (5L-Boost-ANPC) inverter," in Proc. Applied Power Electronics 
Conference and Exposition (APEC), 2018, San Antonio, TX, pp. 2424-
2430. 
[5] B. Shaffer, H. A. Hassan, M. J. Scott, S. U. Hasan, G. E. Town, and Y. 
Siwakoti, "A common-ground single-phase five-level transformerless 
boost inverter for photovoltaic applications," in Proc. Applied Power 
Electronics Conference and Exposition (APEC), 2018, San Antonio, TX, 
pp. 368-374. 
[6] M. N. H. Khan, Y. Siwakoti, L. Li, and M. Forouzesh, “Single-Phase 
Switched-Capacitor Integrated-Boost Five-level Inverter,” in Proc. IEEE 
Region 10 Symposium (TENSYMP), pp. , Sydney, 2018. 
[7] M. N. H. Khan, M. Forouzesh, Y. Siwakoti, and L. Li, “Novel High 
Efficiency H-Bridge Transformerless Inverter for Grid-Connected Single-
Phase Photovoltaic Systems,” in  Proc. IEEE Region 10 Symposium 
(TENSYMP), pp. , Sydney, 2018. 
[8] A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point-clamped 
PWM inverter," IEEE Trans.Ind. Applicat., vol. IA-17 , no. 5, pp. 518-
523, 1981. 
[9] T. Bruckner, S. Bernet, and H. Guldner, "The Active NPC Converter and 
Its Loss-Balancing Control," IEEE Trans. Ind. Electron., vol. 52, no. 3, 
pp. 855-868, 2005. 
[10] D. Leuenberger, and J. Biela, “Comparison of a soft switched TCM T-
Type inverter to hard switched inverters for a 3 phase PV grid interface,” 
in Proc. 15th International  IEEE in Power Electronics and Motion 
Control Conference (EPE/PEMC), 2012 (pp. LS1d.1- LS1d.8). 
[11] H. Vahedi, P.-A. Labbé, and K. Al-Haddad, "Sensor-less five-level 
packed U-cell (PUC5) inverter operating in stand-alone and grid-
connected modes," IEEE Trans. Ind. Inf., vol. 12, no. 1, pp. 361-370, 
2016. 
[12] B. Chen, W. Yao, and Z. Lu, "Novel five-level three-phase hybrid-
clamped converter with reduced components," Journal of Power 
Electron., vol. 14, no. 6, pp. 1119-1129, 2014. 
[13] M. Norambuena, S. Kouro, S. Dieckerhoff, and J. Rodriguez, "Reduced 
Multilevel Converter: A Novel Multilevel Converter With a Reduced 
Number of Active Switches," IEEE Trans. Ind. Electron., vol. 65, no. 5, 
pp. 3636-3645, 2018. 
[14] J. S. Choi and F.S. Kang, "Seven-level PWM inverter employing series-
connected capacitors paralleled to a single DC voltage source," IEEE 
Trans. Ind. Electron., vol. 62, no. 6, pp. 3448-3459, 2015. 
[15] M. Saeedian, M. E. A. Firouzjaee, S. M. Hosseini, J. Adabi, and  E. 
Pouresmaeil, “A Novel Step-Up Single Source Multilevel Inverter: 
Topology, Operating Principle and Modulation,” IEEE Trans. Power 
Electron., 2018 (early access). 
[16] A. Kahwa, H. Obara, & Y. Fujimoto, “Design of 5-level reduced switches 
count Η-bridge multilevel inverter,” in Proc. IEEE 15th International 










Fig. 9. Loss analysis of different components of the inverter. 
